{"id":989153,"date":"2026-08-04T07:42:38","date_gmt":"2026-08-04T11:42:38","guid":{"rendered":"https:\/\/www.marketnewsdesk.com\/index.php\/microchip-technology-in-collaboration-with-micron-technology-demonstrates-high-performance-pcie-gen-6-storage-architecture-for-ai-and-data-center-infrastructure\/"},"modified":"2026-08-04T07:42:38","modified_gmt":"2026-08-04T11:42:38","slug":"microchip-technology-in-collaboration-with-micron-technology-demonstrates-high-performance-pcie-gen-6-storage-architecture-for-ai-and-data-center-infrastructure","status":"publish","type":"post","link":"https:\/\/www.marketnewsdesk.com\/index.php\/microchip-technology-in-collaboration-with-micron-technology-demonstrates-high-performance-pcie-gen-6-storage-architecture-for-ai-and-data-center-infrastructure\/","title":{"rendered":"Microchip Technology, in Collaboration With Micron Technology, Demonstrates High-Performance PCIe\u00ae Gen 6 Storage Architecture for AI and Data Center Infrastructure"},"content":{"rendered":"

\nSwitchtec\u2122 PCIe Switches and Micron\u00ae 9650 NVMe\u00ae solid state drives (SSDs) leverage next generation interface technology to deliver increased bandwidth, low latency, and scalable storage connectivity
\n<\/h2>\n
\n

CHANDLER, Ariz., Aug. 04, 2026 (GLOBE NEWSWIRE) — Microchip Technology\u00a0(Nasdaq: MCHP)<\/strong>\u00a0today announced a demonstration showcasing an end\u2011to\u2011end PCIe\u00ae<\/sup> Gen 6 storage architecture,\u00a0combining Microchip\u2019s Switchtec\u2122 PCIe Gen 6 switches\u00a0with high-performance Micron 9650 NVMe\u00ae<\/em><\/strong><\/sup> solid state drives (SSDs). The demonstration highlights the role of next\u2011generation PCIe technology in enabling higher data throughput, reduced latency and scalable connectivity for AI, high\u2011performance computing (HPC) and cloud data center workloads.<\/p>\n

At the 2026 Future of Memory and Storage (FMS) Conference, the demonstration features a Microchip Switchtec Gen 6 PCIe fanout switch\u00a0acting as a high\u2011bandwidth, low\u2011latency interconnect between host processors and multiple Micron 9650 SSDs enabling the drives to operate at the full potential of Gen 6 speed. The architecture supports composable and disaggregated system designs, allowing data center architects to scale storage resources efficiently while maintaining predictable performance.<\/p>\n

\u201cAdvancing data center performance is not solved by any single component and our work with Micron highlights the importance of taking a cohesive approach,\u201d said Brian McCarson, corporate vice president and GM of Microchip\u2019s data center solutions business unit. \u201cWe\u2019re bringing together complementary strengths in switching and storage to demonstrate how a well\u2011aligned ecosystem can enable scalable, high\u2011bandwidth architectures for next\u2011generation AI and cloud platforms.\u201d<\/p>\n

As AI models grow in size and complexity, data centers must move increasingly large volumes of data across compute, memory and storage resources. PCIe 6.0 helps address this challenge by doubling PCIe 5.0 bandwidth to 64 GT\/s (giga transfers per second) per lane, delivering the sustained throughput required for demanding AI workloads.<\/p>\n

\u201cAI infrastructure is entering a new era in which storage performance and ecosystem interoperability must advance in lockstep,\u201d said Larry Hart, senior director of solutions marketing for Micron\u2019s Core Data Center Business Unit. \u201cTogether, the Micron 9650 SSD, the industry\u2019s first mass-produced PCIe Gen 6 SSD, and Microchip\u2019s Switchtec PCIe Gen 6 switching technology demonstrate how a scalable storage architecture can help data centers achieve higher throughput, lower latency and more efficient data movement for next-generation AI, HPC and cloud workloads.\u201d<\/p>\n

Microchip’s Switchtec Gen 6 PCIe switches are built on 3 nm process technology and support high lane counts, advanced error containment, comprehensive diagnostics and multicast functionality that enables efficient one-to-many data distribution across devices within a PCIe domain. The switches enable high-speed connectivity between CPUs, GPUs, SoCs, AI accelerators and storage devices while helping optimize power consumption in demanding computing environments. These capabilities help ensure reliable data movement and system resilience in AI and cloud infrastructure. To help protect system integrity, the switches incorporate a hardware root of trust and secure boot architecture supported by post-quantum-safe cryptographic algorithms that meet CNSA 2.0 security standards.<\/p>\n

Micron 9650 PCIe Gen 6 NVMe SSDs are designed to deliver exceptional throughput, IOPS and latency characteristics required for data\u2011intensive workloads such as AI training, real\u2011time analytics and large\u2011scale databases. By combining Micron\u2019s storage technology with Microchip\u2019s switching capability, the solution demonstrates a balanced, high\u2011performance storage fabric optimized for next\u2011generation platforms. Visit the website to learn more about Microchip\u2019s full portfolio of data center solutions<\/strong><\/a>.<\/p>\n

\n Resources<\/strong>
\n
High-res images available through Flickr or editorial contact (feel free to publish):<\/p>\n