- \n
- \nDeveloping \u201cagent\u2011ready\u201d digital and analog flows that integrate agentic AI to enable goal\u2011driven PPA, reliability and productivity optimization.<\/p>\n<\/li>\n
- \nCadence\u2019s TSMC\u2011certified digital, custom\/analog, 3D\u2011IC and signoff platforms reduce design iterations and time to tapeout.<\/p>\n<\/li>\n
- \nStrong customer momentum designing on TSMC\u2019s 3nm and 2nm technologies underscores the collaboration\u2019s broad market impact.<\/p>\n<\/li>\n<\/ul>\n
\n\u00a0<\/p>\n
SAN JOSE, Calif.–(BUSINESS WIRE<\/a>)–
\nCadence (Nasdaq: CDNS) today announced an expansion of its longstanding relationship with TSMC to accelerate AI-driven semiconductor innovation. The expanded collaboration will deliver IP, signoff-ready, end-to-end design infrastructure, and advanced, certified flows for leading-edge AI silicon on TSMC\u2019s N3, N2, A16\u2122 and A14 process technologies. The companies\u2019 enhanced work will help customers reduce iterations and improve correlation for DTCO-focused advanced AI and HPC designs\u2014accelerating time to silicon with greater confidence. Customer momentum underscores the impact of this collaboration, with many early and mainstream companies actively designing on TSMC\u2019s 3nm or 2nm technologies.\u200b<\/p>\n\n\u201cAI silicon innovation at advanced nodes demands a signoff-ready approach that spans the full design cycle and scales from SoCs to chiplet and 3D-IC architectures,\u201d said Chin-Chi Teng, senior vice president and general manager, Cadence. \u201cThrough collaboration with TSMC, we\u2019re advancing our Design for AI and AI for Design strategy by uniting certified flows with silicon-proven IP and building the agent-ready foundation that will help engineers improve productivity as complexity continues to rise.\u201d<\/p>\n
\n“The growing demands of AI compute workloads, combined with compressed design cycles, require advanced, energy-efficient silicon technologies, streamlined design flows, and silicon-validated IPs,” said Aveek Sarkar, Director of the Ecosystem and Alliance Management Division at TSMC. “Through our collaboration with Open Innovation Platform\u00ae (OIP) ecosystem partners like Cadence, we empower customers to confidently design cutting-edge silicon using TSMC\u2019s latest process technologies and 3DFabric\u00ae advanced packaging solutions \u2014unlocking transformative opportunities for AI-driven innovation.”<\/p>\n
Design for AI: Silicon-Proven IP, and Certified, End-to-End Flows<\/b><\/p>\n
\nCadence is delivering a rich IP portfolio for TSMC N2P, including DDR5 12.8G MRDIMM, PCIe\u00ae 6.0, LPDDR6\/5X 14.4G and HBM4E 16G. The Cadence\u00ae Artisan\u00ae foundation IP advanced-node portfolio is now in production designs using TSMC N3 process technologies.<\/p>\n
\nCadence enables semiconductor teams with certified, end-to-end EDA flows that scale from advanced-node SoCs to chiplet and 3D-IC designs, including implementation with the Innovus\u2122<\/sup> Implementation System; custom\/analog implementation and simulation with Virtuoso\u00ae Studio and the Spectre\u00ae Simulation Platform; thermal analysis with the Celsius\u2122<\/sup> Thermal Solver, Voltus\u2122<\/sup> IC Power Integrity Solution, and EMX\u00ae<\/sup> Planar 3D Solver; and signoff technologies with Tempus\u2122<\/sup> Timing and ECO Solution, Quantus\u2122<\/sup> Extraction Solution, Liberate\u2122 Characterization Portfolio, and Pegasus\u2122<\/sup> Verification System; all certified for TSMC N2 and A16, and ongoing collaboration for A14 PDKs to accelerate convergence of tapeout-quality results for AI\/HPC applications.\u200b\u200b Additionally, the Genus Synthesis Solution is enabled for these process technologies and on-going collaboration on Clarity\u2122<\/sup> 3D Solver.<\/p>\n
\nFor 3D-IC and heterogeneous integration, the Cadence Integrity\u2122 3D-IC Platform supports the TSMC-COUPE\u2122 Reference Flow for stacked-die, while Virtuoso Studio\u2019s heterogeneous integration methodology adds silicon photonics support. Celsius thermal-aware flow is enabled including PIC placement with Virtuoso and signal integrity analysis with EMX. It also features quality checks and physical verification with the Pegasus Verification System for heterogeneous systems.<\/p>\n
AI for Design: \u201cAgent-Ready\u201d Infrastructure<\/b><\/p>\n
\nCadence\u2019s agentic AI boosts productivity in AI semiconductor and 3D-IC design by shifting EDA from tool-by-tool workflows to goal-driven, agentic execution. Working with TSMC, Cadence is preparing \u201cagent-ready\u201d design flows, optimization engines, and signoff infrastructure. These capabilities enable AI systems to combine domain reasoning with physics-based analysis, driving convergence of PPA and reliability tradeoffs across all aspects of design.<\/p>\n
\n\u201cThe increasing scale and complexity of next-generation AI silicon require a reinvented approach to design that integrates accelerated computing and agentic AI at every stage of the chip design cycle,\u201d said Tim Costa, vice president and general manager of computational engineering at NVIDIA. “By collaborating with Cadence, NVIDIA is helping advance the EDA tools necessary for its design teams and the global semiconductor ecosystem to optimize performance and accelerate the delivery of the world’s most sophisticated AI architectures.”<\/p>\n
\nThe enhanced Genus Synthesis Solution, Innovus Implementation System, and Cadence Cerebrus\u00ae<\/sup> Intelligent Chip Explorer\u2019s AI-driven implementation is optimized to support TSMC NanoFlex\u2122 Pro standard cell architecture for DTCO, enabling fine-tuning speed and power efficiency during floorplan and placement. In addition, front-end placement and back-end routing rules improve correlation between pre-route and post-route results; and TSMC\u2019s A16 Super Power Rail enables denser and faster designs by routing power nets on the backside of the chip.\u200b<\/p>\n
\nIn custom design, Cadence has embedded agentic AI in Virtuoso Studio flows with circuit optimization for TSMC process technologies. This includes the enablement for N2-to-A14 Analog Design Migration flow.\u200b<\/p>\n
Customer Momentum at 3nm and 2nm<\/b><\/p>\n
\nCustomers are successfully designing silicon on TSMC\u2019s 3nm and 2nm technologies, reflecting broad adoption across the AI and high-performance computing ecosystem. This mutual customer momentum reinforces the role of certified flows, silicon-proven IP, and signoff-ready infrastructure in enabling faster, more confident delivery of next-generation AI silicon.\u200b<\/p>\n
\n\u201cAs AI and high-performance computing workloads grow, there is increasing demand for efficient compute platforms that can be delivered at advanced process nodes,\u201d said Eddie Ramirez, vice president of go-to-market, Cloud AI Business Unit at Arm. \u201cCollaboration within the ecosystem\u2014including between leading design and manufacturing partners such as Cadence and TSMC\u2014plays an important role in enabling the next generation of Arm-based infrastructure for AI and HPC deployments.\u201d<\/p>\n
\n“Positron is building a purpose-designed AI inference accelerator chip optimized for transformer workloads that demands both leading-edge process technology and high-bandwidth connectivity,” said Thomas Sohmers, CTO at Positron. “By licensing Cadence’s PCIe 6.0 SerDes IP on the TSMC N3P process node, we are able to integrate silicon-proven, high-speed interfaces with confidence. The Cadence-TSMC partnership and Cadence’s front-end tooling, including Genus Synthesis Solution and Innovus Implementation System, gives us a dependable, mature and highly predictable path to tapeout\u2014exactly what we need as we bring our second-generation inference accelerator rapidly to market.”<\/p>\n
About Cadence<\/b><\/p>\n
\nCadence is a market leader in AI and digital twins, pioneering the application of computational software to accelerate innovation in the engineering design of silicon to systems. Our design solutions, based on Cadence\u2019s Intelligent System Design\u2122 strategy, are essential for the world\u2019s leading semiconductor and systems companies to build their next-generation products from chips to full electromechanical systems that serve a wide range of markets, including hyperscale computing, mobile communications, automotive, aerospace, industrial, life sciences and robotics. In 2024, Cadence was recognized by the Wall Street Journal as one of the world\u2019s top 100 best-managed companies. Cadence solutions offer limitless opportunities\u2014learn more at www.cadence.com<\/a>.<\/p>\n
\n\u00a9 2026 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com\/go\/trademarks<\/a> are trademarks<\/p>\n
CATEGORY: FEATURED<\/b><\/p>\n
<\/p>\n
View source version on businesswire.com: <\/span>https:\/\/www.businesswire.com\/news\/home\/20260422956587\/en\/<\/a><\/span><\/p>\n
\nSteve Gartner
\n
513-479-4060
\n
sgartner@cadence.com<\/a><\/p>\nKEYWORDS:<\/b> California United States North America<\/p>\n
INDUSTRY KEYWORDS:<\/b> Software Hardware Electronic Design Automation Artificial Intelligence Robotics Technology Semiconductor Other Technology<\/p>\n
![\"Logo\"](\"https:\/\/mms.businesswire.com\/media\/20260422956587\/en\/2132320\/3\/Cadence_logo_400x400.jpg\"){kind=logo}
<\/td>\n<\/tr>\n