{"id":911136,"date":"2025-11-18T07:30:18","date_gmt":"2025-11-18T12:30:18","guid":{"rendered":"https:\/\/www.marketnewsdesk.com\/index.php\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\/"},"modified":"2025-11-18T07:30:18","modified_gmt":"2025-11-18T12:30:18","slug":"quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic","status":"publish","type":"post","link":"https:\/\/www.marketnewsdesk.com\/index.php\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\/","title":{"rendered":"QuickLogic eFPGA Hard IP Selected by Chipus for 12 nm High Performance Data Center ASIC"},"content":{"rendered":"<div class=\"xn-newslines\">\n<p class=\"xn-distributor\">PR Newswire<\/p>\n<\/p><\/div>\n<div class=\"xn-content\">\n<p class=\"prntac\">\n        <i>Selection underscores QuickLogic&#8217;s ability to deliver flexible, silicon-proven IP that reduces <span>ASIC<\/span> risk and shortens design cycles for commercial applications<\/i>\n      <\/p>\n<p>\n        <span class=\"legendSpanClass\"><br \/>\n          <span class=\"xn-location\">SAN JOSE, Calif.<\/span><br \/>\n        <\/span>, <span class=\"legendSpanClass\"><span class=\"xn-chron\">Nov. 18, 2025<\/span><\/span> \/PRNewswire\/ &#8211;\u202fQuickLogic Corporation (NASDAQ: QUIK), a developer of embedded FPGA (eFPGA) Hard IP and ruggedized FPGAs, announced today that its eFPGA Hard IP was selected by Chipus for a high performance data center production <span>ASIC<\/span> that will be fabricated on an industry-proven 12 nm process technology. \u00a0eFPGA IP was a central requirement for this high-performance <span>ASIC<\/span> and underscores how QuickLogic&#8217;s silicon-proven IP helps customers reduce design risk, accelerate schedules, and deliver competitive products to market.<\/p>\n<div class=\"PRN_ImbeddedAssetReference\" id=\"DivAssetPlaceHolder1\">\n<p>\n          <a href=\"https:\/\/mma.prnewswire.com\/media\/643697\/QuickLogic_Logo.html\" target=\"_blank\" rel=\"nofollow\"><br \/>\n            <img decoding=\"async\" src=\"https:\/\/mma.prnewswire.com\/media\/643697\/QuickLogic_Logo.jpg\" title=\"QuickLogic logo (PRNewsfoto\/QuickLogic Corporation)\" alt=\"QuickLogic logo (PRNewsfoto\/QuickLogic Corporation)\" \/><br \/>\n          <\/a>\n        <\/p>\n<\/p><\/div>\n<p>QuickLogic worked closely with Chipus and its customer to ensure the eFPGA met strict performance and connectivity requirements while optimizing the fabric to minimize silicon area.<\/p>\n<p>QuickLogic can deliver <a href=\"https:\/\/edge.prnewswire.com\/c\/link\/?t=0&amp;l=en&amp;o=4560986-1&amp;h=2659946396&amp;u=https%3A%2F%2Fwww.quicklogic.com%2Fefpga-ip%2Frad-hard-efpga-ip%2F&amp;a=eFPGA+Hard+IP\" target=\"_blank\" rel=\"nofollow\">eFPGA Hard IP<\/a> on any new process node within four to six months, supporting applications from high-performance data processing to low-power, battery-operated devices. Once a fab-specific Hard IP is established, customer-specific variants can be delivered in just weeks, enabled by QuickLogic&#8217;s proprietary Australis IP Generator. QuickLogic eFPGA IP is supported by two FPGA tool suites: Aurora, a 100% open-source version, and <span class=\"xn-person\">Aurora Pro<\/span>, which integrates Synopsys\u00ae Synplify\u00ae FPGA Logic Synthesis.<\/p>\n<p>&#8220;When our customer stated they needed eFPGA as a key IP in their <span>ASIC<\/span>, we decided to partner with QuickLogic because of more than 30 years of FPGA expertise and adoption throughout the aerospace and defense community,&#8221; said Murilo Pessatti, CEO of Chipus. &#8220;They have been instrumental in working with us and our customer to right-size the eFPGA fabric, helping us deliver a competitive, reliable <span>ASIC<\/span> to market more quickly and with reduced risk.&#8221;<\/p>\n<p>&#8220;We are excited to be partnering with\u00a0Chipus on this <span>ASIC<\/span> which is a testament that eFPGA IP is becoming more critical IP for system companies,&#8221; said <span class=\"xn-person\">Andy Jaros<\/span>, VP of IP Sales at QuickLogic. &#8220;With our eFPGA Hard IP proven in many process nodes and used by many commercial and defense customers, we&#8217;re able to deliver customer-specific variants quickly, reducing development risk and enabling ongoing product differentiation through reprogrammability.&#8221;<\/p>\n<p>For more information on QuickLogic&#8217;s eFPGA IP licensing and other solutions, please visit <a href=\"https:\/\/edge.prnewswire.com\/c\/link\/?t=0&amp;l=en&amp;o=4560986-1&amp;h=2400057519&amp;u=http%3A%2F%2Fwww.quicklogic.com%2F&amp;a=www.quicklogic.com\" target=\"_blank\" rel=\"nofollow\">www.quicklogic.com<\/a>.<\/p>\n<p>\n        <b>About\u00a0Chipus<\/b><br \/>\n        <br \/>Chipus Microelectronics (ISO 9001:2015) is a fabless semiconductor design house specializing in mixed-signal turnkey ASICs, IP blocks, and IC design services. We offer 300+ silicon-proven IPs across multiple foundries and nodes\u2014from mature planar CMOS\/BiCMOS\/SiGe\/BCD to FinFET\u2014and have supported customers worldwide since 2008. Our turnkey scope spans system architecture, RTL, synthesis, timing closure, verification, physical sign-off, tape-out, packaging, and test, delivering fully tested parts. Headquartered in Florian\u00f3polis, <span class=\"xn-location\">Brazil<\/span>, Chipus has a U.S. subsidiary in Silicon Valley and sales teams in the U.S., <span class=\"xn-location\">Europe<\/span>, and <span class=\"xn-location\">Asia<\/span>. For more information, visit <a href=\"https:\/\/edge.prnewswire.com\/c\/link\/?t=0&amp;l=en&amp;o=4560986-1&amp;h=2211947797&amp;u=http%3A%2F%2Fwww.chipus-ip.com%2F&amp;a=www.chipus-ip.com\" target=\"_blank\" rel=\"nofollow\">www.chipus-ip.com<\/a>.<\/p>\n<p>\n        <b>About QuickLogic<\/b>\u00a0<br \/>QuickLogic Corporation is a fabless semiconductor company specializing in eFPGA Hard IP, discrete FPGAs, and endpoint AI solutions. QuickLogic&#8217;s unique approach combines cutting-edge technology with open-source tools to deliver highly customizable, low-power solutions for industrial, aerospace, consumer, and computing markets. For more information, visit <a href=\"https:\/\/edge.prnewswire.com\/c\/link\/?t=0&amp;l=en&amp;o=4560986-1&amp;h=2400057519&amp;u=http%3A%2F%2Fwww.quicklogic.com%2F&amp;a=www.quicklogic.com\" target=\"_blank\" rel=\"nofollow\">www.quicklogic.com<\/a>.\u00a0<\/p>\n<p>\n        <i>QuickLogic and logo are registered trademarks of QuickLogic. All other trademarks are the property of their respective holders and should be treated as such.<\/i>\n      <\/p>\n<p>\u00a0<\/p>\n<p id=\"PURL\">\n        <img loading=\"lazy\" decoding=\"async\" title=\"Cision\" width=\"12\" height=\"12\" alt=\"Cision\" src=\"https:\/\/edge.prnewswire.com\/c\/img\/favicon.png?sn=SF27213&amp;sd=2025-11-18\" \/> View original content to download multimedia:<a id=\"PRNURL\" rel=\"nofollow\" href=\"https:\/\/www.prnewswire.com\/news-releases\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic-302618220.html\" target=\"_blank\">https:\/\/www.prnewswire.com\/news-releases\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic-302618220.html<\/a><\/p>\n<p>SOURCE  QuickLogic Corporation<\/p>\n<\/p><\/div>\n<p>    <img decoding=\"async\" alt=\"\" src=\"https:\/\/rt.prnewswire.com\/rt.gif?NewsItemId=SF27213&amp;Transmission_Id=202511180725PR_NEWS_USPR_____SF27213&amp;DateId=20251118\" style=\"border:0px;width:1px;height:1px\" \/><\/p>\n","protected":false},"excerpt":{"rendered":"<p>PR Newswire Selection underscores QuickLogic&#8217;s ability to deliver flexible, silicon-proven IP that reduces ASIC risk and shortens design cycles for commercial applications SAN JOSE, Calif. , Nov. 18, 2025 \/PRNewswire\/ &#8211;\u202fQuickLogic Corporation (NASDAQ: QUIK), a developer of embedded FPGA (eFPGA) Hard IP and ruggedized FPGAs, announced today that its eFPGA Hard IP was selected by Chipus for a high performance data center production ASIC that will be fabricated on an industry-proven 12 nm process technology. \u00a0eFPGA IP was a central requirement for this high-performance ASIC and underscores how QuickLogic&#8217;s silicon-proven IP helps customers reduce design risk, accelerate schedules, and deliver competitive products to market. QuickLogic worked closely with Chipus and its customer to ensure the eFPGA met strict performance and &hellip; <\/p>\n<p class=\"link-more\"><a href=\"https:\/\/www.marketnewsdesk.com\/index.php\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\/\" class=\"more-link\">Continue reading<span class=\"screen-reader-text\"> &#8220;QuickLogic eFPGA Hard IP Selected by Chipus for 12 nm High Performance Data Center ASIC&#8221;<\/span><\/a><\/p>\n","protected":false},"author":2,"featured_media":0,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[],"tags":[],"class_list":["post-911136","post","type-post","status-publish","format-standard","hentry"],"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v27.3 - https:\/\/yoast.com\/product\/yoast-seo-wordpress\/ -->\n<title>QuickLogic eFPGA Hard IP Selected by Chipus for 12 nm High Performance Data Center ASIC - Market Newsdesk<\/title>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/www.marketnewsdesk.com\/index.php\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"QuickLogic eFPGA Hard IP Selected by Chipus for 12 nm High Performance Data Center ASIC - Market Newsdesk\" \/>\n<meta property=\"og:description\" content=\"PR Newswire Selection underscores QuickLogic&#8217;s ability to deliver flexible, silicon-proven IP that reduces ASIC risk and shortens design cycles for commercial applications SAN JOSE, Calif. , Nov. 18, 2025 \/PRNewswire\/ &#8211;\u202fQuickLogic Corporation (NASDAQ: QUIK), a developer of embedded FPGA (eFPGA) Hard IP and ruggedized FPGAs, announced today that its eFPGA Hard IP was selected by Chipus for a high performance data center production ASIC that will be fabricated on an industry-proven 12 nm process technology. \u00a0eFPGA IP was a central requirement for this high-performance ASIC and underscores how QuickLogic&#8217;s silicon-proven IP helps customers reduce design risk, accelerate schedules, and deliver competitive products to market. QuickLogic worked closely with Chipus and its customer to ensure the eFPGA met strict performance and &hellip; Continue reading &quot;QuickLogic eFPGA Hard IP Selected by Chipus for 12 nm High Performance Data Center ASIC&quot;\" \/>\n<meta property=\"og:url\" content=\"https:\/\/www.marketnewsdesk.com\/index.php\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\/\" \/>\n<meta property=\"og:site_name\" content=\"Market Newsdesk\" \/>\n<meta property=\"article:published_time\" content=\"2025-11-18T12:30:18+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/mma.prnewswire.com\/media\/643697\/QuickLogic_Logo.jpg\" \/>\n<meta name=\"author\" content=\"Newsdesk\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Newsdesk\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"3 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\\\/#article\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\\\/\"},\"author\":{\"name\":\"Newsdesk\",\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/#\\\/schema\\\/person\\\/482f27a394d4fda80ecb5499e519d979\"},\"headline\":\"QuickLogic eFPGA Hard IP Selected by Chipus for 12 nm High Performance Data Center ASIC\",\"datePublished\":\"2025-11-18T12:30:18+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\\\/\"},\"wordCount\":560,\"image\":{\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/mma.prnewswire.com\\\/media\\\/643697\\\/QuickLogic_Logo.jpg\",\"inLanguage\":\"en-US\"},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\\\/\",\"url\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\\\/\",\"name\":\"QuickLogic eFPGA Hard IP Selected by Chipus for 12 nm High Performance Data Center ASIC - Market Newsdesk\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\\\/#primaryimage\"},\"image\":{\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/mma.prnewswire.com\\\/media\\\/643697\\\/QuickLogic_Logo.jpg\",\"datePublished\":\"2025-11-18T12:30:18+00:00\",\"author\":{\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/#\\\/schema\\\/person\\\/482f27a394d4fda80ecb5499e519d979\"},\"breadcrumb\":{\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\\\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\\\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\\\/#primaryimage\",\"url\":\"https:\\\/\\\/mma.prnewswire.com\\\/media\\\/643697\\\/QuickLogic_Logo.jpg\",\"contentUrl\":\"https:\\\/\\\/mma.prnewswire.com\\\/media\\\/643697\\\/QuickLogic_Logo.jpg\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\\\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"QuickLogic eFPGA Hard IP Selected by Chipus for 12 nm High Performance Data Center ASIC\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/#website\",\"url\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/\",\"name\":\"Market Newsdesk\",\"description\":\"Latest Business News in Real Time\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/#\\\/schema\\\/person\\\/482f27a394d4fda80ecb5499e519d979\",\"name\":\"Newsdesk\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/a0d0bd5b0f0ca12a265a459b13169dac35f33776d8501eda5e68844a366f2f46?s=96&d=mm&r=g\",\"url\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/a0d0bd5b0f0ca12a265a459b13169dac35f33776d8501eda5e68844a366f2f46?s=96&d=mm&r=g\",\"contentUrl\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/a0d0bd5b0f0ca12a265a459b13169dac35f33776d8501eda5e68844a366f2f46?s=96&d=mm&r=g\",\"caption\":\"Newsdesk\"},\"url\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/author\\\/newsdesk\\\/\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"QuickLogic eFPGA Hard IP Selected by Chipus for 12 nm High Performance Data Center ASIC - Market Newsdesk","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.marketnewsdesk.com\/index.php\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\/","og_locale":"en_US","og_type":"article","og_title":"QuickLogic eFPGA Hard IP Selected by Chipus for 12 nm High Performance Data Center ASIC - Market Newsdesk","og_description":"PR Newswire Selection underscores QuickLogic&#8217;s ability to deliver flexible, silicon-proven IP that reduces ASIC risk and shortens design cycles for commercial applications SAN JOSE, Calif. , Nov. 18, 2025 \/PRNewswire\/ &#8211;\u202fQuickLogic Corporation (NASDAQ: QUIK), a developer of embedded FPGA (eFPGA) Hard IP and ruggedized FPGAs, announced today that its eFPGA Hard IP was selected by Chipus for a high performance data center production ASIC that will be fabricated on an industry-proven 12 nm process technology. \u00a0eFPGA IP was a central requirement for this high-performance ASIC and underscores how QuickLogic&#8217;s silicon-proven IP helps customers reduce design risk, accelerate schedules, and deliver competitive products to market. QuickLogic worked closely with Chipus and its customer to ensure the eFPGA met strict performance and &hellip; Continue reading \"QuickLogic eFPGA Hard IP Selected by Chipus for 12 nm High Performance Data Center ASIC\"","og_url":"https:\/\/www.marketnewsdesk.com\/index.php\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\/","og_site_name":"Market Newsdesk","article_published_time":"2025-11-18T12:30:18+00:00","og_image":[{"url":"https:\/\/mma.prnewswire.com\/media\/643697\/QuickLogic_Logo.jpg","type":"","width":"","height":""}],"author":"Newsdesk","twitter_card":"summary_large_image","twitter_misc":{"Written by":"Newsdesk","Est. reading time":"3 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/www.marketnewsdesk.com\/index.php\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\/#article","isPartOf":{"@id":"https:\/\/www.marketnewsdesk.com\/index.php\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\/"},"author":{"name":"Newsdesk","@id":"https:\/\/www.marketnewsdesk.com\/#\/schema\/person\/482f27a394d4fda80ecb5499e519d979"},"headline":"QuickLogic eFPGA Hard IP Selected by Chipus for 12 nm High Performance Data Center ASIC","datePublished":"2025-11-18T12:30:18+00:00","mainEntityOfPage":{"@id":"https:\/\/www.marketnewsdesk.com\/index.php\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\/"},"wordCount":560,"image":{"@id":"https:\/\/www.marketnewsdesk.com\/index.php\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\/#primaryimage"},"thumbnailUrl":"https:\/\/mma.prnewswire.com\/media\/643697\/QuickLogic_Logo.jpg","inLanguage":"en-US"},{"@type":"WebPage","@id":"https:\/\/www.marketnewsdesk.com\/index.php\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\/","url":"https:\/\/www.marketnewsdesk.com\/index.php\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\/","name":"QuickLogic eFPGA Hard IP Selected by Chipus for 12 nm High Performance Data Center ASIC - Market Newsdesk","isPartOf":{"@id":"https:\/\/www.marketnewsdesk.com\/#website"},"primaryImageOfPage":{"@id":"https:\/\/www.marketnewsdesk.com\/index.php\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\/#primaryimage"},"image":{"@id":"https:\/\/www.marketnewsdesk.com\/index.php\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\/#primaryimage"},"thumbnailUrl":"https:\/\/mma.prnewswire.com\/media\/643697\/QuickLogic_Logo.jpg","datePublished":"2025-11-18T12:30:18+00:00","author":{"@id":"https:\/\/www.marketnewsdesk.com\/#\/schema\/person\/482f27a394d4fda80ecb5499e519d979"},"breadcrumb":{"@id":"https:\/\/www.marketnewsdesk.com\/index.php\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/www.marketnewsdesk.com\/index.php\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/www.marketnewsdesk.com\/index.php\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\/#primaryimage","url":"https:\/\/mma.prnewswire.com\/media\/643697\/QuickLogic_Logo.jpg","contentUrl":"https:\/\/mma.prnewswire.com\/media\/643697\/QuickLogic_Logo.jpg"},{"@type":"BreadcrumbList","@id":"https:\/\/www.marketnewsdesk.com\/index.php\/quicklogic-efpga-hard-ip-selected-by-chipus-for-12-nm-high-performance-data-center-asic\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/www.marketnewsdesk.com\/"},{"@type":"ListItem","position":2,"name":"QuickLogic eFPGA Hard IP Selected by Chipus for 12 nm High Performance Data Center ASIC"}]},{"@type":"WebSite","@id":"https:\/\/www.marketnewsdesk.com\/#website","url":"https:\/\/www.marketnewsdesk.com\/","name":"Market Newsdesk","description":"Latest Business News in Real Time","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/www.marketnewsdesk.com\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Person","@id":"https:\/\/www.marketnewsdesk.com\/#\/schema\/person\/482f27a394d4fda80ecb5499e519d979","name":"Newsdesk","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/secure.gravatar.com\/avatar\/a0d0bd5b0f0ca12a265a459b13169dac35f33776d8501eda5e68844a366f2f46?s=96&d=mm&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/a0d0bd5b0f0ca12a265a459b13169dac35f33776d8501eda5e68844a366f2f46?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/a0d0bd5b0f0ca12a265a459b13169dac35f33776d8501eda5e68844a366f2f46?s=96&d=mm&r=g","caption":"Newsdesk"},"url":"https:\/\/www.marketnewsdesk.com\/index.php\/author\/newsdesk\/"}]}},"_links":{"self":[{"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/posts\/911136","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/users\/2"}],"replies":[{"embeddable":true,"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/comments?post=911136"}],"version-history":[{"count":0,"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/posts\/911136\/revisions"}],"wp:attachment":[{"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/media?parent=911136"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/categories?post=911136"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/tags?post=911136"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}