{"id":401103,"date":"2020-12-16T10:48:32","date_gmt":"2020-12-16T15:48:32","guid":{"rendered":"http:\/\/www.marketnewsdesk.com\/?p=401103"},"modified":"2020-12-16T10:48:32","modified_gmt":"2020-12-16T15:48:32","slug":"samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs","status":"publish","type":"post","link":"https:\/\/www.marketnewsdesk.com\/index.php\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\/","title":{"rendered":"Samsung Foundry Certifies Cadence System Analysis and Advanced Packaging Design Tool Flow for 2.5\/3D Chip Designs"},"content":{"rendered":"<p>        <!--.bwalignc { text-align: center; list-style-position:inside; }body {font:normal small Arial,Helvetica,sans-serif;color:#000;background-color:#fff;padding:24px;margin:0;} a img {border:0;} h3 {font-size:medium;color:#000;margin:0 0 1em 0; text-align:center;}-->  <\/p>\n<p class=\"bwalignc\"><b>Samsung Foundry Certifies Cadence System Analysis and Advanced Packaging Design Tool Flow for 2.5\/3D Chip Designs<\/b><\/p>\n<p class=\"bwalignc\"><i>Proven flow featuring the Celsius Thermal Solver and Clarity 3D Solver accelerates 2.5\/3D designs for hyperscale, communications and automotive applications <\/i><\/p>\n<p>SAN JOSE, Calif.&#8211;(<a href=\"http:\/\/www.businesswire.com\">BUSINESS WIRE<\/a>)&#8211;<br \/>\nCadence Design Systems, Inc. (Nasdaq: CDNS) today announced that Samsung Foundry has certified the complete Cadence<sup>\u00ae<\/sup> system analysis and advanced packaging design tool flow as a Samsung Multi-Die Integration (MDI<sup>\u2122<\/sup>) advanced packaging reference flow. This proven on-\/off-chip design flow, which features Cadence multi-physics system analysis tools including the Celsius<sup>\u2122<\/sup> Thermal Solver and Clarity<sup>\u2122<\/sup> 3D Solver, accelerates the planning, implementation, verification and signoff of 2.5D and 3D multi-die chip designs employed in hyperscale computing, 5G communications and automotive applications, particularly those utilizing artificial intelligence (AI). For more information, visit <a rel=\"nofollow\" href=\"https:\/\/cts.businesswire.com\/ct\/CT?id=smartlink&amp;url=http%3A%2F%2Fwww.cadence.com%2Fgo%2Fsamsungadvpkg&amp;esheet=52349524&amp;newsitemid=20201216005340&amp;lan=en-US&amp;anchor=www.cadence.com%2Fgo%2Fsamsungadvpkg&amp;index=1&amp;md5=a80bb709bd2f6a591ab216eb0c44c0cd\">www.cadence.com\/go\/samsungadvpkg<\/a>.\n<\/p>\n<p>\nDesigners of advanced IC packages face many challenges that are directly addressed by this documented, step-by-step approach to validate critical electrical and thermal requirements for first-pass success. Cadence collaborated with Samsung to certify the flow, which was verified on eight SerDes differential pairs across a 46mm x 32mm interposer.\n<\/p>\n<p>\nCadence\u2019s multi-physics system analysis solution includes the Celsius Thermal Solver, Clarity 3D Solver, Voltus<sup>\u2122<\/sup> IC Power Integrity Solution, Sigrity SystemSI<sup>\u2122<\/sup> technology and Sigrity<sup>\u2122<\/sup> Broadband SPICE<sup>\u00ae<\/sup> technology, which can be used with the Allegro<sup>\u00ae<\/sup> Package Designer Plus for ball-grid array (BGA) substrate layout and analysis and with the Innovus<sup>\u2122<\/sup> Implementation System for layout and analysis of 3D-IC chip stacks. Both implementation solutions integrate seamlessly with Cadence\u2019s OrbitIO<sup>\u2122<\/sup> Interconnect Designer for system-level planning and optimization, as well as the Pegasus<sup>\u2122<\/sup> Verification System for signoff design rule checks (DRCs) and layout versus schematic (LVS).\n<\/p>\n<p>\nUsing the Clarity 3D Solver, the SerDes connections were extracted with all surrounding power and the complex package with a level of detail that was not possible with other commercially available 3D advanced packaging solutions. The SI and EM analyses were performed by the Sigrity SystemSI technology and the Clarity 3D Solver respectively. The Celsius Thermal Solver directly read the extracted complex package design and generated the thermal model that was used in the simulation. The thermal solution was enabled by the direct read of the chip-level GDS database and contained more detail than other commercially available thermal tools, with highly accurate results.\n<\/p>\n<p>\n\u201cThe results from the Cadence analysis tools, particularly the Celsius Thermal Solver and Clarity 3D Solver, provide pure 3D full-wave and highly detailed thermal simulation for much more accurate results,\u201d said Sangyun Kim, vice president of Foundry Design Technology Team at Samsung Electronics. \u201cThis collaboration provides our mutual customers with a trusted system design enablement solution for advanced packages that enables them to implement state-of-the-art products.\u201d\n<\/p>\n<p>\n\u201cThis certification helps our mutual customers quickly achieve lower power and higher performance using a much smaller form factor in their designs,\u201d stated Ben Gu, vice president of multi-physics system analysis in the Custom IC &amp; PCB Group at Cadence. \u201cExtraction accuracy is greatly improved over previous disjointed approaches from multiple EDA vendors. This flow helps reduce cost and improve reliability of their products using advanced MDI packaging techniques.\u201d\n<\/p>\n<p>\nThe certified Cadence flow supports Cadence\u2019s Intelligent System Design<sup>\u2122<\/sup> strategy, which enables customers to accelerate system innovation.\n<\/p>\n<p><b>About Cadence <\/b><\/p>\n<p>\nCadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world\u2019s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications, including consumer, hyperscale computing, 5G communications, automotive, mobile, aerospace, industrial and healthcare. For six years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at <a rel=\"nofollow\" href=\"https:\/\/cts.businesswire.com\/ct\/CT?id=smartlink&amp;url=http%3A%2F%2Fwww.cadence.com&amp;esheet=52349524&amp;newsitemid=20201216005340&amp;lan=en-US&amp;anchor=cadence.com&amp;index=2&amp;md5=e54410b0141a4837d4a1af7163354dd3\">cadence.com<\/a>.\n<\/p>\n<p><i>\u00a9 2020 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at <a rel=\"nofollow\" href=\"https:\/\/cts.businesswire.com\/ct\/CT?id=smartlink&amp;url=http%3A%2F%2Fwww.cadence.com%2Fgo%2Ftrademarks&amp;esheet=52349524&amp;newsitemid=20201216005340&amp;lan=en-US&amp;anchor=www.cadence.com%2Fgo%2Ftrademarks&amp;index=3&amp;md5=12a1b83d1de526e80c91631f4bbe1377\">www.cadence.com\/go\/trademarks<\/a> are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.<\/i><\/p>\n<p><img decoding=\"async\" alt=\"\" src=\"https:\/\/cts.businesswire.com\/ct\/CT?id=bwnews&amp;sty=20201216005340r1&amp;sid=flmnd&amp;distro=nx&amp;lang=en\" style=\"width:0;height:0\" \/><span class=\"bwct31415\" \/><\/p>\n<p id=\"mmgallerylink\"><span id=\"mmgallerylink-phrase\">View source version on businesswire.com: <\/span><span id=\"mmgallerylink-link\"><a href=\"https:\/\/www.businesswire.com\/news\/home\/20201216005340\/en\/\" rel=\"nofollow\">https:\/\/www.businesswire.com\/news\/home\/20201216005340\/en\/<\/a><\/span><\/p>\n<p>\nCadence Newsroom<br \/>\n<br \/>408-944-7039<br \/>\n<br \/><a rel=\"nofollow\" href=\"mailto:newsroom@cadence.com\">newsroom@cadence.com<\/a><\/p>\n<p><b>KEYWORDS:<\/b> California United States North America<\/p>\n<p><b>INDUSTRY KEYWORDS:<\/b> Software Networks Hardware Electronic Design Automation Data Management Technology Semiconductor Security<\/p>\n<p><b>MEDIA:<\/b><\/p>\n<table cellpadding=\"3\" cellspacing=\"3\">\n<tr>\n<td><font face=\"Arial\" size=\"2\"><b>Logo<\/b><\/font><\/td>\n<\/tr>\n<tr>\n<td><img decoding=\"async\" src=\"https:\/\/mms.businesswire.com\/media\/20201216005340\/en\/633339\/3\/Cadence_Logo_2_Reg_Black.jpg\" alt=\"Logo\" \/><\/td>\n<\/tr>\n<tr>\n<td><font face=\"Arial\" size=\"2\"><\/font><\/td>\n<\/tr>\n<\/table>\n","protected":false},"excerpt":{"rendered":"<p>Samsung Foundry Certifies Cadence System Analysis and Advanced Packaging Design Tool Flow for 2.5\/3D Chip Designs Proven flow featuring the Celsius Thermal Solver and Clarity 3D Solver accelerates 2.5\/3D designs for hyperscale, communications and automotive applications SAN JOSE, Calif.&#8211;(BUSINESS WIRE)&#8211; Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that Samsung Foundry has certified the complete Cadence\u00ae system analysis and advanced packaging design tool flow as a Samsung Multi-Die Integration (MDI\u2122) advanced packaging reference flow. This proven on-\/off-chip design flow, which features Cadence multi-physics system analysis tools including the Celsius\u2122 Thermal Solver and Clarity\u2122 3D Solver, accelerates the planning, implementation, verification and signoff of 2.5D and 3D multi-die chip designs employed in hyperscale computing, 5G communications and automotive applications, particularly those &hellip; <\/p>\n<p class=\"link-more\"><a href=\"https:\/\/www.marketnewsdesk.com\/index.php\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\/\" class=\"more-link\">Continue reading<span class=\"screen-reader-text\"> &#8220;Samsung Foundry Certifies Cadence System Analysis and Advanced Packaging Design Tool Flow for 2.5\/3D Chip Designs&#8221;<\/span><\/a><\/p>\n","protected":false},"author":2,"featured_media":0,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[],"tags":[],"class_list":["post-401103","post","type-post","status-publish","format-standard","hentry"],"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v27.6 - https:\/\/yoast.com\/product\/yoast-seo-wordpress\/ -->\n<title>Samsung Foundry Certifies Cadence System Analysis and Advanced Packaging Design Tool Flow for 2.5\/3D Chip Designs - Market Newsdesk<\/title>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/www.marketnewsdesk.com\/index.php\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Samsung Foundry Certifies Cadence System Analysis and Advanced Packaging Design Tool Flow for 2.5\/3D Chip Designs - Market Newsdesk\" \/>\n<meta property=\"og:description\" content=\"Samsung Foundry Certifies Cadence System Analysis and Advanced Packaging Design Tool Flow for 2.5\/3D Chip Designs Proven flow featuring the Celsius Thermal Solver and Clarity 3D Solver accelerates 2.5\/3D designs for hyperscale, communications and automotive applications SAN JOSE, Calif.&#8211;(BUSINESS WIRE)&#8211; Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that Samsung Foundry has certified the complete Cadence\u00ae system analysis and advanced packaging design tool flow as a Samsung Multi-Die Integration (MDI\u2122) advanced packaging reference flow. This proven on-\/off-chip design flow, which features Cadence multi-physics system analysis tools including the Celsius\u2122 Thermal Solver and Clarity\u2122 3D Solver, accelerates the planning, implementation, verification and signoff of 2.5D and 3D multi-die chip designs employed in hyperscale computing, 5G communications and automotive applications, particularly those &hellip; Continue reading &quot;Samsung Foundry Certifies Cadence System Analysis and Advanced Packaging Design Tool Flow for 2.5\/3D Chip Designs&quot;\" \/>\n<meta property=\"og:url\" content=\"https:\/\/www.marketnewsdesk.com\/index.php\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\/\" \/>\n<meta property=\"og:site_name\" content=\"Market Newsdesk\" \/>\n<meta property=\"article:published_time\" content=\"2020-12-16T15:48:32+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/cts.businesswire.com\/ct\/CT?id=bwnews&amp;sty=20201216005340r1&amp;sid=flmnd&amp;distro=nx&amp;lang=en\" \/>\n<meta name=\"author\" content=\"Newsdesk\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Newsdesk\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"4 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\\\/#article\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\\\/\"},\"author\":{\"name\":\"Newsdesk\",\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/#\\\/schema\\\/person\\\/482f27a394d4fda80ecb5499e519d979\"},\"headline\":\"Samsung Foundry Certifies Cadence System Analysis and Advanced Packaging Design Tool Flow for 2.5\\\/3D Chip Designs\",\"datePublished\":\"2020-12-16T15:48:32+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\\\/\"},\"wordCount\":737,\"image\":{\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/cts.businesswire.com\\\/ct\\\/CT?id=bwnews&amp;sty=20201216005340r1&amp;sid=flmnd&amp;distro=nx&amp;lang=en\",\"inLanguage\":\"en-US\"},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\\\/\",\"url\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\\\/\",\"name\":\"Samsung Foundry Certifies Cadence System Analysis and Advanced Packaging Design Tool Flow for 2.5\\\/3D Chip Designs - Market Newsdesk\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\\\/#primaryimage\"},\"image\":{\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/cts.businesswire.com\\\/ct\\\/CT?id=bwnews&amp;sty=20201216005340r1&amp;sid=flmnd&amp;distro=nx&amp;lang=en\",\"datePublished\":\"2020-12-16T15:48:32+00:00\",\"author\":{\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/#\\\/schema\\\/person\\\/482f27a394d4fda80ecb5499e519d979\"},\"breadcrumb\":{\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\\\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\\\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\\\/#primaryimage\",\"url\":\"https:\\\/\\\/cts.businesswire.com\\\/ct\\\/CT?id=bwnews&amp;sty=20201216005340r1&amp;sid=flmnd&amp;distro=nx&amp;lang=en\",\"contentUrl\":\"https:\\\/\\\/cts.businesswire.com\\\/ct\\\/CT?id=bwnews&amp;sty=20201216005340r1&amp;sid=flmnd&amp;distro=nx&amp;lang=en\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\\\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Samsung Foundry Certifies Cadence System Analysis and Advanced Packaging Design Tool Flow for 2.5\\\/3D Chip Designs\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/#website\",\"url\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/\",\"name\":\"Market Newsdesk\",\"description\":\"Latest Business News in Real Time\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/#\\\/schema\\\/person\\\/482f27a394d4fda80ecb5499e519d979\",\"name\":\"Newsdesk\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/a0d0bd5b0f0ca12a265a459b13169dac35f33776d8501eda5e68844a366f2f46?s=96&d=mm&r=g\",\"url\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/a0d0bd5b0f0ca12a265a459b13169dac35f33776d8501eda5e68844a366f2f46?s=96&d=mm&r=g\",\"contentUrl\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/a0d0bd5b0f0ca12a265a459b13169dac35f33776d8501eda5e68844a366f2f46?s=96&d=mm&r=g\",\"caption\":\"Newsdesk\"},\"url\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/author\\\/newsdesk\\\/\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Samsung Foundry Certifies Cadence System Analysis and Advanced Packaging Design Tool Flow for 2.5\/3D Chip Designs - Market Newsdesk","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.marketnewsdesk.com\/index.php\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\/","og_locale":"en_US","og_type":"article","og_title":"Samsung Foundry Certifies Cadence System Analysis and Advanced Packaging Design Tool Flow for 2.5\/3D Chip Designs - Market Newsdesk","og_description":"Samsung Foundry Certifies Cadence System Analysis and Advanced Packaging Design Tool Flow for 2.5\/3D Chip Designs Proven flow featuring the Celsius Thermal Solver and Clarity 3D Solver accelerates 2.5\/3D designs for hyperscale, communications and automotive applications SAN JOSE, Calif.&#8211;(BUSINESS WIRE)&#8211; Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that Samsung Foundry has certified the complete Cadence\u00ae system analysis and advanced packaging design tool flow as a Samsung Multi-Die Integration (MDI\u2122) advanced packaging reference flow. This proven on-\/off-chip design flow, which features Cadence multi-physics system analysis tools including the Celsius\u2122 Thermal Solver and Clarity\u2122 3D Solver, accelerates the planning, implementation, verification and signoff of 2.5D and 3D multi-die chip designs employed in hyperscale computing, 5G communications and automotive applications, particularly those &hellip; Continue reading \"Samsung Foundry Certifies Cadence System Analysis and Advanced Packaging Design Tool Flow for 2.5\/3D Chip Designs\"","og_url":"https:\/\/www.marketnewsdesk.com\/index.php\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\/","og_site_name":"Market Newsdesk","article_published_time":"2020-12-16T15:48:32+00:00","og_image":[{"url":"https:\/\/cts.businesswire.com\/ct\/CT?id=bwnews&amp;sty=20201216005340r1&amp;sid=flmnd&amp;distro=nx&amp;lang=en","type":"","width":"","height":""}],"author":"Newsdesk","twitter_card":"summary_large_image","twitter_misc":{"Written by":"Newsdesk","Est. reading time":"4 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/www.marketnewsdesk.com\/index.php\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\/#article","isPartOf":{"@id":"https:\/\/www.marketnewsdesk.com\/index.php\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\/"},"author":{"name":"Newsdesk","@id":"https:\/\/www.marketnewsdesk.com\/#\/schema\/person\/482f27a394d4fda80ecb5499e519d979"},"headline":"Samsung Foundry Certifies Cadence System Analysis and Advanced Packaging Design Tool Flow for 2.5\/3D Chip Designs","datePublished":"2020-12-16T15:48:32+00:00","mainEntityOfPage":{"@id":"https:\/\/www.marketnewsdesk.com\/index.php\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\/"},"wordCount":737,"image":{"@id":"https:\/\/www.marketnewsdesk.com\/index.php\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\/#primaryimage"},"thumbnailUrl":"https:\/\/cts.businesswire.com\/ct\/CT?id=bwnews&amp;sty=20201216005340r1&amp;sid=flmnd&amp;distro=nx&amp;lang=en","inLanguage":"en-US"},{"@type":"WebPage","@id":"https:\/\/www.marketnewsdesk.com\/index.php\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\/","url":"https:\/\/www.marketnewsdesk.com\/index.php\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\/","name":"Samsung Foundry Certifies Cadence System Analysis and Advanced Packaging Design Tool Flow for 2.5\/3D Chip Designs - Market Newsdesk","isPartOf":{"@id":"https:\/\/www.marketnewsdesk.com\/#website"},"primaryImageOfPage":{"@id":"https:\/\/www.marketnewsdesk.com\/index.php\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\/#primaryimage"},"image":{"@id":"https:\/\/www.marketnewsdesk.com\/index.php\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\/#primaryimage"},"thumbnailUrl":"https:\/\/cts.businesswire.com\/ct\/CT?id=bwnews&amp;sty=20201216005340r1&amp;sid=flmnd&amp;distro=nx&amp;lang=en","datePublished":"2020-12-16T15:48:32+00:00","author":{"@id":"https:\/\/www.marketnewsdesk.com\/#\/schema\/person\/482f27a394d4fda80ecb5499e519d979"},"breadcrumb":{"@id":"https:\/\/www.marketnewsdesk.com\/index.php\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/www.marketnewsdesk.com\/index.php\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/www.marketnewsdesk.com\/index.php\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\/#primaryimage","url":"https:\/\/cts.businesswire.com\/ct\/CT?id=bwnews&amp;sty=20201216005340r1&amp;sid=flmnd&amp;distro=nx&amp;lang=en","contentUrl":"https:\/\/cts.businesswire.com\/ct\/CT?id=bwnews&amp;sty=20201216005340r1&amp;sid=flmnd&amp;distro=nx&amp;lang=en"},{"@type":"BreadcrumbList","@id":"https:\/\/www.marketnewsdesk.com\/index.php\/samsung-foundry-certifies-cadence-system-analysis-and-advanced-packaging-design-tool-flow-for-2-5-3d-chip-designs\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/www.marketnewsdesk.com\/"},{"@type":"ListItem","position":2,"name":"Samsung Foundry Certifies Cadence System Analysis and Advanced Packaging Design Tool Flow for 2.5\/3D Chip Designs"}]},{"@type":"WebSite","@id":"https:\/\/www.marketnewsdesk.com\/#website","url":"https:\/\/www.marketnewsdesk.com\/","name":"Market Newsdesk","description":"Latest Business News in Real Time","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/www.marketnewsdesk.com\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Person","@id":"https:\/\/www.marketnewsdesk.com\/#\/schema\/person\/482f27a394d4fda80ecb5499e519d979","name":"Newsdesk","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/secure.gravatar.com\/avatar\/a0d0bd5b0f0ca12a265a459b13169dac35f33776d8501eda5e68844a366f2f46?s=96&d=mm&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/a0d0bd5b0f0ca12a265a459b13169dac35f33776d8501eda5e68844a366f2f46?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/a0d0bd5b0f0ca12a265a459b13169dac35f33776d8501eda5e68844a366f2f46?s=96&d=mm&r=g","caption":"Newsdesk"},"url":"https:\/\/www.marketnewsdesk.com\/index.php\/author\/newsdesk\/"}]}},"_links":{"self":[{"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/posts\/401103","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/users\/2"}],"replies":[{"embeddable":true,"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/comments?post=401103"}],"version-history":[{"count":0,"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/posts\/401103\/revisions"}],"wp:attachment":[{"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/media?parent=401103"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/categories?post=401103"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/tags?post=401103"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}