{"id":1003720,"date":"2026-09-15T13:01:09","date_gmt":"2026-09-15T17:01:09","guid":{"rendered":"https:\/\/www.marketnewsdesk.com\/index.php\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\/"},"modified":"2026-09-15T13:01:09","modified_gmt":"2026-09-15T17:01:09","slug":"cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2","status":"publish","type":"post","link":"https:\/\/www.marketnewsdesk.com\/index.php\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\/","title":{"rendered":"Cadence Tensilica IP Powers Analog Devices\u2019 Next-Generation DSP Architecture"},"content":{"rendered":"<p>        <!--.bwalignc { text-align: center; list-style-position: inside }\n.bwlistdisc { list-style-type: disc }body {font:normal small Arial,Helvetica,sans-serif;color:#000;background-color:#fff;padding:24px;margin:0;} a img {border:0;} h3 {font-size:medium;color:#000;margin:0 0 1em 0; text-align:center;}-->  <\/p>\n<p class=\"bwalignc\"><b>Cadence Tensilica IP Powers Analog Devices\u2019 Next-Generation DSP Architecture<\/b><\/p>\n<p class=\"bwalignc\">\nEnhanced DSP architecture provides 5X performance boost over previous-generation ADSP processor core<\/p>\n<p>SAN JOSE, Calif.&#8211;(<a href=\"http:\/\/www.businesswire.com\">BUSINESS WIRE<\/a>)&#8211;<br \/>\nCadence (Nasdaq: CDNS) today announced that its Tensilica IP Group and Analog Devices, Inc. (ADI) worked together to develop the latest generation of SHARC\u00ae automotive audio processors, further strengthening ADI\u2019s industry-leading position in premium in-vehicle audio solutions. The joint effort brings Cadence\u2019s highly optimized Tensilica DSP architecture into the next-generation ADSP product family from ADI, enabling richer audio experiences, enhanced voice interactions, and greater system intelligence for future automotive platforms.<\/p>\n<p id=\"news-body-cta\">This press release features multimedia. View the full release here: <a href=\"https:\/\/www.businesswire.com\/news\/home\/20260915140269\/en\/\" rel=\"nofollow\">https:\/\/www.businesswire.com\/news\/home\/20260915140269\/en\/<\/a><\/p>\n<div id=\"bwbodyimg\" style=\"width: 384px;float:left;padding-left:0px;padding-right:20px;padding-top:0px;padding-bottom:0px\"><img decoding=\"async\" src=\"https:\/\/mms.businesswire.com\/media\/20260915140269\/en\/2901671\/4\/Cadence-Analog-v2.jpg\" alt=\"The joint venture brings Cadence\u2019s highly optimized Tensilica DSP architecture into ADSP product family from ADI, enabling richer audio experiences, enhanced voice interactions and greater system intelligence for future automotive platforms.\" \/><\/p>\n<p style=\"font-size:85%\">The joint venture brings Cadence\u2019s highly optimized Tensilica DSP architecture into ADSP product family from ADI, enabling richer audio experiences, enhanced voice interactions and greater system intelligence for future automotive platforms.<\/p>\n<\/div>\n<p>\nFor decades, ADI has been a leader in automotive audio processing, with its ADSP family powering many of the world&#8217;s most advanced infotainment and premium audio systems. These processors enable a broad range of applications, including:<\/p>\n<ul class=\"bwlistdisc\">\n<li>\nAutomated Driving alerts and Acoustic Vehicle Alerting Systems (AVAS)<\/p>\n<\/li>\n<li>\nRoad Noise and Engine Order Cancellation (RNC and EOC)<\/p>\n<\/li>\n<li>\nPersonal Sound Zones (PSZ) and immersive 3D audio rendering<\/p>\n<\/li>\n<li>\nVoice processing, AI assistance, and hands-free communication<\/p>\n<\/li>\n<\/ul>\n<p>\n\u201cAs the complexity of automotive audio, acoustic and voice applications continues to grow, it became clear that we needed a DSP architecture capable of delivering significantly higher performance and on-chip AI capability while maintaining the deterministic real-time behavior our customers depend on,\u201d said Andrew Lanfear, head of Automotive Audio &amp; Networking, ADI. \u201cGiven their leadership in DSP IP, working with Cadence was the natural choice for ADI. The ability to create custom instructions using Tensilica Instruction Extension (TIE) technology allows us to accelerate proprietary audio and voice algorithms while providing dedicated DSP resources for real-time voice offload and next-generation automotive workloads.\u201d<\/p>\n<p>\n\u201cADI\u2019s selection of Cadence\u2019s Tensilica DSP technology for the next generation of ADSP processors underscores its focus on high-performance automotive audio and AI,\u201d said Amol Borkar, group director, product management, Tensilica DSPs, Cadence. \u201cThe advanced architecture in the SHARC-FX core is optimized for on-chip AI\/ML and signal-processing workloads, enabling applications such as music genre identification, music source separation (MSS), and real-time vocal removal to run efficiently on the DSP, while the host CPU remains dedicated to vehicle-domain and operating system functions.\u201d<\/p>\n<p>\n\u201cDSP Concepts has been a long-time trusted partner of both Cadence Tensilica DSPs and ADI, enabling rich audio applications on both platforms,\u201d said Chin Beckmann, CEO of DSP Concepts. \u201cThrough the integration of their technologies in our Audio Weaver (AWE) framework, we were able to witness and validate the winning, best-in-class results of this amazing collaboration between these industry pioneers.\u201d<\/p>\n<p>\nBuilding on the success of the ADSP-SC59x\/2159x family, ADI is introducing the new ADSP-SC84x\/2184x platform, featuring a next-generation architecture and a transition from 28nm to 16nm process technology, delivering significantly improved energy efficiency, higher operating frequencies, and increased integration for modern software-defined vehicles (SDV). Other benefits include an LPDDR4 memory interface, increased on-chip L2 memory, enhanced cybersecurity via a dedicated hardware security module (HSM), and two optional connectivity cores offering enhanced communication and mainline Linux support.<\/p>\n<p>\nOne of the ADSP-SC84x family\u2019s key innovations is the introduction of the new SHARC-FX processor core, designed and built through a joint engagement with Cadence. The SHARC-FX features a custom DSP architecture, built on the same technology platform that delivers best-in-class Tensilica DSPs for audio, vision, and radar segments. As a result, the SHARC-FX delivers a substantial performance uplift, supporting a broader range of data types, enhanced VLIW SIMD architecture, efficient cache operations, and an expanded instruction set optimized for modern signal processing and AI workloads. Together, these improvements, coupled with the higher operating frequency of the SHARC-FX processor core, provide 5X higher performance compared to the previous generation SHARC+ processor used in the ADSP-SC59x family. This paves the way for an array of next-generation applications in the vehicle, including seat-specific in-cabin audio experiences, AI-enhanced noise cancellation, intelligent voice assistants, and generative AI audio.<\/p>\n<p>\nAs automotive audio and voice-enabled systems continue to evolve, many workloads are now transitioning from traditional signal-processing algorithms to AI-driven approaches that deliver higher accuracy, greater adaptability, and more personalized user experiences. The SHARC-FX core\u2019s expanded instruction set enables it to efficiently implement these emerging AI models alongside conventional DSP workloads, providing the computational performance required for real-time neural-network-based audio inference at the edge. By supporting optimized NN kernel routines for popular AI\/ML frameworks such as Google\u2019s LiteRT\u2122, the latest AI models can be easily offloaded to the SHARC-FX core for a high performance and energy-efficient implementation compared to running them on the host CPU.<\/p>\n<p>\nFurthermore, ADI provides a rich toolset and ecosystem consisting of Cadence\u2019s compiler and tools as well as ADI\u2019s EZ-KIT\u00ae evaluation system, CrossCore\u00ae Embedded Studio, SigmaStudio+<sup>TM<\/sup>, and other industry-leading frameworks, including DSP Concepts\u2019 Audio Weaver.<\/p>\n<p><i>The Cadence Tensilica IP Group is a leading provider of DSP IP, with widespread adoption across its full range of DSP product families. It also provides automotive-ready DSP IP, certified up to ISO 26262 ASIL-B, for ADAS and other safety-critical applications.<\/i><\/p>\n<p><b>About Cadence<\/b><\/p>\n<p>\nCadence is a market leader in AI and digital twins, pioneering computational software that accelerates engineering innovation from silicon to systems. Based on Cadence\u2019s Intelligent System Design\u2122 strategy, our design solutions help the world\u2019s leading semiconductor and systems companies build next-generation products\u2014from chips to full electromechanical systems\u2014for markets including hyperscale computing, mobile communications, automotive, aerospace, industrial, life sciences and robotics. In 2024, Cadence was recognized by the Wall Street Journal as one of the world\u2019s top 100 best-managed companies. Cadence solutions offer limitless opportunities\u2014learn more at <a rel=\"nofollow\" href=\"https:\/\/cts.businesswire.com\/ct\/CT?id=smartlink&amp;url=http%3A%2F%2Fwww.cadence.com&amp;esheet=54604026&amp;newsitemid=20260915140269&amp;lan=en-US&amp;anchor=www.cadence.com&amp;index=1&amp;md5=dafc55a28736979e5be538c25ed5d800\">www.cadence.com<\/a>.<\/p>\n<p>\n\u00a9 2026 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at <a rel=\"nofollow\" href=\"https:\/\/cts.businesswire.com\/ct\/CT?id=smartlink&amp;url=http%3A%2F%2Fwww.cadence.com%2Fgo%2Ftrademarks&amp;esheet=54604026&amp;newsitemid=20260915140269&amp;lan=en-US&amp;anchor=www.cadence.com%2Fgo%2Ftrademarks&amp;index=2&amp;md5=5c63b4a21d77ade7b82cdde64b9aaec8\">www.cadence.com\/go\/trademarks<\/a> are trademarks or registered trademarks of Cadence Design Systems, Inc. PCI Express and PCIe are registered trademarks of PCI-SIG. Universal Chiplet Interconnect Express and UCIe are registered trademarks of the UCIe Consortium. All other trademarks are the property of their respective owners.<\/p>\n<p>\nCategory: Featured<\/p>\n<p><img decoding=\"async\" alt=\"\" src=\"https:\/\/cts.businesswire.com\/ct\/CT?id=bwnews&amp;sty=20260915140269r2&amp;sid=flmnd&amp;distro=nx&amp;lang=en\" style=\"width:0;height:0\" \/><span class=\"bwct31415\" \/><\/p>\n<p id=\"mmgallerylink\"><span id=\"mmgallerylink-phrase\">View source version on businesswire.com: <\/span><span id=\"mmgallerylink-link\"><a href=\"https:\/\/www.businesswire.com\/news\/home\/20260915140269\/en\/\" rel=\"nofollow\">https:\/\/www.businesswire.com\/news\/home\/20260915140269\/en\/<\/a><\/span><\/p>\n<p>\nSteve Gartner<br \/>\n<br \/>513-479-4060<br \/>\n<br \/><a rel=\"nofollow\" href=\"mailto:sgartner@cadence.com\">sgartner@cadence.com<\/a><\/p>\n<p><b>KEYWORDS:<\/b> California United States North America<\/p>\n<p><b>INDUSTRY KEYWORDS:<\/b> Automotive Technology Semiconductor General Automotive Vehicle Technology Apps\/Applications Software Artificial Intelligence Audio\/Video Hardware Electronic Design Automation<\/p>\n<p><b>MEDIA:<\/b><\/p>\n<table cellpadding=\"3\" cellspacing=\"3\">\n<tr>\n<td><font face=\"Arial\" size=\"2\"><b>Photo<\/b><\/font><\/td>\n<\/tr>\n<tr>\n<td><img decoding=\"async\" src=\"https:\/\/mms.businesswire.com\/media\/20260915140269\/en\/2901671\/3\/Cadence-Analog-v2.jpg\" alt=\"Photo\" \/><\/td>\n<\/tr>\n<tr>\n<td><font face=\"Arial\" size=\"2\">The joint venture brings Cadence\u2019s highly optimized Tensilica DSP architecture into ADSP product family from ADI, enabling richer audio experiences, enhanced voice interactions and greater system intelligence for future automotive platforms.<\/font><\/td>\n<\/tr>\n<tr>\n<td><font face=\"Arial\" size=\"2\"><b>Logo<\/b><\/font><\/td>\n<\/tr>\n<tr>\n<td><img decoding=\"async\" src=\"https:\/\/mms.businesswire.com\/media\/20260915140269\/en\/2132320\/3\/Cadence_logo_400x400.jpg\" alt=\"Logo\" \/><\/td>\n<\/tr>\n<tr>\n<td><font face=\"Arial\" size=\"2\"><\/font><\/td>\n<\/tr>\n<\/table>\n","protected":false},"excerpt":{"rendered":"<p>Cadence Tensilica IP Powers Analog Devices\u2019 Next-Generation DSP Architecture Enhanced DSP architecture provides 5X performance boost over previous-generation ADSP processor core SAN JOSE, Calif.&#8211;(BUSINESS WIRE)&#8211; Cadence (Nasdaq: CDNS) today announced that its Tensilica IP Group and Analog Devices, Inc. (ADI) worked together to develop the latest generation of SHARC\u00ae automotive audio processors, further strengthening ADI\u2019s industry-leading position in premium in-vehicle audio solutions. The joint effort brings Cadence\u2019s highly optimized Tensilica DSP architecture into the next-generation ADSP product family from ADI, enabling richer audio experiences, enhanced voice interactions, and greater system intelligence for future automotive platforms. This press release features multimedia. View the full release here: https:\/\/www.businesswire.com\/news\/home\/20260915140269\/en\/ The joint venture brings Cadence\u2019s highly optimized Tensilica DSP architecture into ADSP product family &hellip; <\/p>\n<p class=\"link-more\"><a href=\"https:\/\/www.marketnewsdesk.com\/index.php\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\/\" class=\"more-link\">Continue reading<span class=\"screen-reader-text\"> &#8220;Cadence Tensilica IP Powers Analog Devices\u2019 Next-Generation DSP Architecture&#8221;<\/span><\/a><\/p>\n","protected":false},"author":2,"featured_media":0,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[],"tags":[],"class_list":["post-1003720","post","type-post","status-publish","format-standard","hentry"],"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v28.5 - https:\/\/yoast.com\/product\/yoast-seo-wordpress\/ -->\n<title>Cadence Tensilica IP Powers Analog Devices\u2019 Next-Generation DSP Architecture - Market Newsdesk<\/title>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/www.marketnewsdesk.com\/index.php\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Cadence Tensilica IP Powers Analog Devices\u2019 Next-Generation DSP Architecture - Market Newsdesk\" \/>\n<meta property=\"og:description\" content=\"Cadence Tensilica IP Powers Analog Devices\u2019 Next-Generation DSP Architecture Enhanced DSP architecture provides 5X performance boost over previous-generation ADSP processor core SAN JOSE, Calif.&#8211;(BUSINESS WIRE)&#8211; Cadence (Nasdaq: CDNS) today announced that its Tensilica IP Group and Analog Devices, Inc. (ADI) worked together to develop the latest generation of SHARC\u00ae automotive audio processors, further strengthening ADI\u2019s industry-leading position in premium in-vehicle audio solutions. The joint effort brings Cadence\u2019s highly optimized Tensilica DSP architecture into the next-generation ADSP product family from ADI, enabling richer audio experiences, enhanced voice interactions, and greater system intelligence for future automotive platforms. This press release features multimedia. View the full release here: https:\/\/www.businesswire.com\/news\/home\/20260915140269\/en\/ The joint venture brings Cadence\u2019s highly optimized Tensilica DSP architecture into ADSP product family &hellip; Continue reading &quot;Cadence Tensilica IP Powers Analog Devices\u2019 Next-Generation DSP Architecture&quot;\" \/>\n<meta property=\"og:url\" content=\"https:\/\/www.marketnewsdesk.com\/index.php\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\/\" \/>\n<meta property=\"og:site_name\" content=\"Market Newsdesk\" \/>\n<meta property=\"article:published_time\" content=\"2026-09-15T17:01:09+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/mms.businesswire.com\/media\/20260915140269\/en\/2901671\/4\/Cadence-Analog-v2.jpg\" \/>\n<meta name=\"author\" content=\"Newsdesk\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Newsdesk\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"6 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\\\/#article\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\\\/\"},\"author\":{\"name\":\"Newsdesk\",\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/#\\\/schema\\\/person\\\/482f27a394d4fda80ecb5499e519d979\"},\"headline\":\"Cadence Tensilica IP Powers Analog Devices\u2019 Next-Generation DSP Architecture\",\"datePublished\":\"2026-09-15T17:01:09+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\\\/\"},\"wordCount\":1130,\"image\":{\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/mms.businesswire.com\\\/media\\\/20260915140269\\\/en\\\/2901671\\\/4\\\/Cadence-Analog-v2.jpg\",\"inLanguage\":\"en-US\"},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\\\/\",\"url\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\\\/\",\"name\":\"Cadence Tensilica IP Powers Analog Devices\u2019 Next-Generation DSP Architecture - Market Newsdesk\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\\\/#primaryimage\"},\"image\":{\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/mms.businesswire.com\\\/media\\\/20260915140269\\\/en\\\/2901671\\\/4\\\/Cadence-Analog-v2.jpg\",\"datePublished\":\"2026-09-15T17:01:09+00:00\",\"author\":{\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/#\\\/schema\\\/person\\\/482f27a394d4fda80ecb5499e519d979\"},\"breadcrumb\":{\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\\\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\\\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\\\/#primaryimage\",\"url\":\"https:\\\/\\\/mms.businesswire.com\\\/media\\\/20260915140269\\\/en\\\/2901671\\\/4\\\/Cadence-Analog-v2.jpg\",\"contentUrl\":\"https:\\\/\\\/mms.businesswire.com\\\/media\\\/20260915140269\\\/en\\\/2901671\\\/4\\\/Cadence-Analog-v2.jpg\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\\\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Cadence Tensilica IP Powers Analog Devices\u2019 Next-Generation DSP Architecture\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/#website\",\"url\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/\",\"name\":\"Market Newsdesk\",\"description\":\"Latest Business News in Real Time\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/#\\\/schema\\\/person\\\/482f27a394d4fda80ecb5499e519d979\",\"name\":\"Newsdesk\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/a0d0bd5b0f0ca12a265a459b13169dac35f33776d8501eda5e68844a366f2f46?s=96&d=mm&r=g\",\"url\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/a0d0bd5b0f0ca12a265a459b13169dac35f33776d8501eda5e68844a366f2f46?s=96&d=mm&r=g\",\"contentUrl\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/a0d0bd5b0f0ca12a265a459b13169dac35f33776d8501eda5e68844a366f2f46?s=96&d=mm&r=g\",\"caption\":\"Newsdesk\"},\"url\":\"https:\\\/\\\/www.marketnewsdesk.com\\\/index.php\\\/author\\\/newsdesk\\\/\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Cadence Tensilica IP Powers Analog Devices\u2019 Next-Generation DSP Architecture - Market Newsdesk","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.marketnewsdesk.com\/index.php\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\/","og_locale":"en_US","og_type":"article","og_title":"Cadence Tensilica IP Powers Analog Devices\u2019 Next-Generation DSP Architecture - Market Newsdesk","og_description":"Cadence Tensilica IP Powers Analog Devices\u2019 Next-Generation DSP Architecture Enhanced DSP architecture provides 5X performance boost over previous-generation ADSP processor core SAN JOSE, Calif.&#8211;(BUSINESS WIRE)&#8211; Cadence (Nasdaq: CDNS) today announced that its Tensilica IP Group and Analog Devices, Inc. (ADI) worked together to develop the latest generation of SHARC\u00ae automotive audio processors, further strengthening ADI\u2019s industry-leading position in premium in-vehicle audio solutions. The joint effort brings Cadence\u2019s highly optimized Tensilica DSP architecture into the next-generation ADSP product family from ADI, enabling richer audio experiences, enhanced voice interactions, and greater system intelligence for future automotive platforms. This press release features multimedia. View the full release here: https:\/\/www.businesswire.com\/news\/home\/20260915140269\/en\/ The joint venture brings Cadence\u2019s highly optimized Tensilica DSP architecture into ADSP product family &hellip; Continue reading \"Cadence Tensilica IP Powers Analog Devices\u2019 Next-Generation DSP Architecture\"","og_url":"https:\/\/www.marketnewsdesk.com\/index.php\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\/","og_site_name":"Market Newsdesk","article_published_time":"2026-09-15T17:01:09+00:00","og_image":[{"url":"https:\/\/mms.businesswire.com\/media\/20260915140269\/en\/2901671\/4\/Cadence-Analog-v2.jpg","type":"","width":"","height":""}],"author":"Newsdesk","twitter_card":"summary_large_image","twitter_misc":{"Written by":"Newsdesk","Est. reading time":"6 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/www.marketnewsdesk.com\/index.php\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\/#article","isPartOf":{"@id":"https:\/\/www.marketnewsdesk.com\/index.php\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\/"},"author":{"name":"Newsdesk","@id":"https:\/\/www.marketnewsdesk.com\/#\/schema\/person\/482f27a394d4fda80ecb5499e519d979"},"headline":"Cadence Tensilica IP Powers Analog Devices\u2019 Next-Generation DSP Architecture","datePublished":"2026-09-15T17:01:09+00:00","mainEntityOfPage":{"@id":"https:\/\/www.marketnewsdesk.com\/index.php\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\/"},"wordCount":1130,"image":{"@id":"https:\/\/www.marketnewsdesk.com\/index.php\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\/#primaryimage"},"thumbnailUrl":"https:\/\/mms.businesswire.com\/media\/20260915140269\/en\/2901671\/4\/Cadence-Analog-v2.jpg","inLanguage":"en-US"},{"@type":"WebPage","@id":"https:\/\/www.marketnewsdesk.com\/index.php\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\/","url":"https:\/\/www.marketnewsdesk.com\/index.php\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\/","name":"Cadence Tensilica IP Powers Analog Devices\u2019 Next-Generation DSP Architecture - Market Newsdesk","isPartOf":{"@id":"https:\/\/www.marketnewsdesk.com\/#website"},"primaryImageOfPage":{"@id":"https:\/\/www.marketnewsdesk.com\/index.php\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\/#primaryimage"},"image":{"@id":"https:\/\/www.marketnewsdesk.com\/index.php\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\/#primaryimage"},"thumbnailUrl":"https:\/\/mms.businesswire.com\/media\/20260915140269\/en\/2901671\/4\/Cadence-Analog-v2.jpg","datePublished":"2026-09-15T17:01:09+00:00","author":{"@id":"https:\/\/www.marketnewsdesk.com\/#\/schema\/person\/482f27a394d4fda80ecb5499e519d979"},"breadcrumb":{"@id":"https:\/\/www.marketnewsdesk.com\/index.php\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/www.marketnewsdesk.com\/index.php\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/www.marketnewsdesk.com\/index.php\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\/#primaryimage","url":"https:\/\/mms.businesswire.com\/media\/20260915140269\/en\/2901671\/4\/Cadence-Analog-v2.jpg","contentUrl":"https:\/\/mms.businesswire.com\/media\/20260915140269\/en\/2901671\/4\/Cadence-Analog-v2.jpg"},{"@type":"BreadcrumbList","@id":"https:\/\/www.marketnewsdesk.com\/index.php\/cadence-tensilica-ip-powers-analog-devices-next-generation-dsp-architecture-2\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/www.marketnewsdesk.com\/"},{"@type":"ListItem","position":2,"name":"Cadence Tensilica IP Powers Analog Devices\u2019 Next-Generation DSP Architecture"}]},{"@type":"WebSite","@id":"https:\/\/www.marketnewsdesk.com\/#website","url":"https:\/\/www.marketnewsdesk.com\/","name":"Market Newsdesk","description":"Latest Business News in Real Time","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/www.marketnewsdesk.com\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Person","@id":"https:\/\/www.marketnewsdesk.com\/#\/schema\/person\/482f27a394d4fda80ecb5499e519d979","name":"Newsdesk","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/secure.gravatar.com\/avatar\/a0d0bd5b0f0ca12a265a459b13169dac35f33776d8501eda5e68844a366f2f46?s=96&d=mm&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/a0d0bd5b0f0ca12a265a459b13169dac35f33776d8501eda5e68844a366f2f46?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/a0d0bd5b0f0ca12a265a459b13169dac35f33776d8501eda5e68844a366f2f46?s=96&d=mm&r=g","caption":"Newsdesk"},"url":"https:\/\/www.marketnewsdesk.com\/index.php\/author\/newsdesk\/"}]}},"_links":{"self":[{"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/posts\/1003720","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/users\/2"}],"replies":[{"embeddable":true,"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/comments?post=1003720"}],"version-history":[{"count":0,"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/posts\/1003720\/revisions"}],"wp:attachment":[{"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/media?parent=1003720"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/categories?post=1003720"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.marketnewsdesk.com\/index.php\/wp-json\/wp\/v2\/tags?post=1003720"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}